# Power MOSFET 32 Amps, 60 Volts

## Logic Level, N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### **Features**

- Smaller Package than MTB30N06VL
- Lower R<sub>DS(on)</sub>, V<sub>DS(on)</sub>, and Total Gate Charge
- Lower and Tighter V<sub>SD</sub>
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge
- Pb-Free Packages are Available

### **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10 \text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>GS</sub> V <sub>GS</sub>	±20 ±30	Vdc
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	32 22 90	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	93.75 0.625 2.88 1.5	W W/°C W W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^{\circ}C$ (Note 3) ( $V_{DD} = 50$ Vdc, $V_{GS} = 5$ Vdc, $L = 1.0$ mH, $I_{L(pk)} = 25$ A, $V_{DS} = 60$ Vdc, $R_G = 25$ $\Omega$ )	E <sub>AS</sub>	313	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.6 52 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. When surface mounted to FR4 board using 0.5 in pad size.
- 2. When surface mounted to FR4 board using minimum recommended pad size.
- 3. Repetitive rating; pulse width limited by maximum junction temperature.




#### ON Semiconductor®

#### http://onsemi.com

V <sub>DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX
60 V	23.7 m $\Omega$	32 A


#### N-Channel



## MARKING DIAGRAMS & PIN ASSIGNMENTS




DPAK CASE 369C (Surface Mount) STYLE 2





DPAK CASE 369D (Straight Lead) STYLE 2



Y = Year

WW = Work Week

32N06L = Device Code

G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

С	haracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-,	1	_ ,F		
Drain-to-Source Breakdown Vo $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$ Temperature Coefficient (Positiv	V <sub>(BR)DSS</sub>	60	70 62	- -	Vdc mV/°C	
Zero Gate Voltage Drain Curren ( $V_{DS} = 60 \text{ Vdc}$ , $V_{GS} = 0 \text{ Vdc}$ ) ( $V_{DS} = 60 \text{ Vdc}$ , $V_{GS} = 0 \text{ Vdc}$ , $T_J$		I <sub>DSS</sub>	- -		1.0 10	μAdc
Gate-Body Leakage Current (V	<sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	±100	nAdc
ON CHARACTERISTICS (Note	4)					
Gate Threshold Voltage (Note 4 ( $V_{DS} = V_{GS}$ , $I_{D} = 250~\mu Adc$ ) Threshold Temperature Coefficient		V <sub>GS(th)</sub>	1.0	1.7 4.8	2.0	Vdc mV/°C
Static Drain-to-Source On-Resi (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 16 Adc)	stance (Note 4)	R <sub>DS(on)</sub>	-	23.7	28	mΩ
Static Drain-to-Source On-Resi ( $V_{GS} = 5 \text{ Vdc}$ , $I_D = 20 \text{ Adc}$ ) ( $V_{GS} = 5 \text{ Vdc}$ , $I_D = 32 \text{ Adc}$ ) ( $V_{GS} = 5 \text{ Vdc}$ , $I_D = 16 \text{ Adc}$ , $T_J =$	V <sub>DS(on)</sub>	- - -	0.48 0.78 0.61	0.67 - -	Vdc	
Forward Transconductance (No	te 4) (V <sub>DS</sub> = 6 Vdc, I <sub>D</sub> = 16 Adc)	9FS	-	27	-	mhos
DYNAMIC CHARACTERISTICS	3		•	•		
Input Capacitance		C <sub>iss</sub>	-	1214	1700	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oss</sub>	-	343	480	
Transfer Capacitance	1 = 1.0 WH 12)	C <sub>rss</sub>	-	87	180	
SWITCHING CHARACTERISTI	CS (Note 5)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	12.8	30	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 32 \text{ Adc}, V_{GS} = 5 \text{ Vdc},$	t <sub>r</sub>	-	221	450	
Turn-Off Delay Time	$V_{GS} = 3 \text{ VdC},$ $R_G = 9.1 \Omega) \text{ (Note 4)}$	t <sub>d(off)</sub>	-	37	80	
Fall Time		t <sub>f</sub>	-	128	260	
Gate Charge		$Q_{T}$	-	23	50	nC
	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 5 Vdc) (Note 4)	Q <sub>1</sub>	-	4.5	-	
	VGS = 3 Vde) (Note 4)	Q <sub>2</sub>	-	14 -	1	
SOURCE-DRAIN DIODE CHAP	RACTERISTICS					
Forward On-Voltage		V <sub>SD</sub>	- - -	0.89 0.95 0.74	1.0 - -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	-	56	-	ns
	$(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s}) \text{ (Note 4)}$	t <sub>a</sub>	-	31	-	
	$aig/ai = 100 A/\mu s/(14016 4)$	t <sub>b</sub>	-	25	-	
	Reverse Recovery Stored Charge					

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD32N06L	DPAK	75 Units / Rail
NTD32N06LG	DPAK (Pb-Free)	75 Units / Rail
NTD32N06L-1	DPAK (Straight Lead)	75 Units / Rail
NTD32N06L-1G	DPAK (Straight Lead) (Pb-Free)	75 Units / Rail
NTD32N06LT4	DPAK	2500 Units / Tape & Reel
NTD32N06LT4G	DPAK (Pb-Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. On-Resistance vs. Drain Current




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 10. Diode Forward Voltage vs. Current




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Thermal Response

#### **PACKAGE DIMENSIONS**

#### **DPAK**

CASE 369C-01 ISSUE O




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090	BSC	2.29	BSC
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### **SOLDERING FOOTPRINT\***





<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### **DPAK**

CASE 369D-01 **ISSUE B** 





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29	BSC	
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
Κ	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

#### STYLE 2:

- PIN 1. GATE 2. DRAIN

  - 3. SOURCE DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Itc. Science (science). Science serves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative